

Notice of References Cited	Application/Control No. 10/524,458		Applicant(s)/Patent Under Reexamination WAAYERS, THOMAS FRANCISC	
	Examiner Toan M. Le		Art Unit 2863	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,988,230	01-2006	Vermeulen et al.	714/727
*	B	US-6,728,901	04-2004	Rajski et al.	714/30
*	C	US-6,961,871	11-2005	Danialy et al.	714/30
*	D	US-6,941,494	09-2005	Andreev et al.	714/718
*	E	US-6,553,527	04-2003	Shephard, III, Philip George	714/733
*	F	US-7,107,503	09-2006	Balzer, Raymond John	714/727
*	G	US-5,983,379	11-1999	Warren, Robert	714/727
*	H	US-7,120,843	10-2006	Whetsel, Lee D.	714/726
*	I	US-6,178,534	01-2001	Day et al.	714/745
*	J	US-4,928,278	05-1990	Otsuji et al.	714/700
*	K	US-4,000,464	12-1976	Nussel, Lothar	324/772
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	de Jong et al., Testing and Programming Flash Memories on Assemblies During High Volume Production, 30 Oct.-1 Nov. 2001, ITC International Test Conference, Pages 470-479
	V	Zhu et al., The Algorithm of Inserting Boundary-Scan Circuit Automatically, 1998 IEEE, Pages 527-531
	W	Oakland, S., Combining IEEE Standard 1149.1 With Reduced-Pin-Count Component Test, 1991 IEEE VLSI Test Symposium, Pages 78-84
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.